

a test result output terminal for outputting a test result of said plurality of chips to outside; and

control signal input terminals for receiving externally supplied test control signals,

the test signal inputted from said test signal input terminal being successively transferred through said plurality of chips, and

the test control signals inputted from said control signal input terminals being individually supplied to each of said plurality of chips.

5017
C1
2. (Original) The semiconductor device as set forth in claim 1, wherein said plurality of chips are connected to each other via said test result output terminal.

3. (Currently Amended) A semiconductor device, comprising:
a plurality of chips, which are integrally sealed air-tight;
a test signal input terminal for receiving an externally supplied test signal;

a test result output terminal for outputting a test result of said plurality of chips to outside; and

control signal input terminals for receiving externally supplied test control signals,

only one of said plurality of chips being connected to said test signal input terminal, to said test result output terminal, and to said control signal input terminals,

the test signal being inputted to the one of said plurality of chips and successively transferred through the other chips, and after being inputted again into the one of said plurality of chips, outputted as the test result outside, and

the test control signals being individually supplied from the one of said plurality of chips to each of the other chips.

4. (Original) The semiconductor device as set forth in claim 3, wherein only the one of said plurality of chips includes a controller for controlling an input/output interface of the test signal.

5. (Currently Amended) A semiconductor device in which a plurality of chips are integrally sealed air-tight, comprising:

a test register provided between a core logic and each of input and output terminals of each chip; and

a control circuit for controlling said test register for testing the chip, test commands/data input and output terminals connected to said control circuit, and input terminals of signals to be used in the test, which are all mounted on each chip,

a test commands/data input terminal of a device being connected to the test commands/data input terminal of a chip of a first stage, and the test commands/data output terminal of a chip of a preceding stage being serially connected to the test commands/data input terminal of a

chip of a following stage, and the last commands/data output terminal of a chip of a last stage being connected to a test commands/data output terminal of the device, and input terminals of the device for the signals to be used in the test being connected to the corresponding input terminals of the signals of each chip.

6. (Currently Amended) A semiconductor device in which a plurality of chips are integrally sealed air-tight, comprising:

a test register provided between a core logic and each of input and output terminals of each chip; and

a control circuit for controlling said test register for testing the chip, test commands/data input and output terminals connected to said control circuit, and input terminals of signals, connected to said control circuit, to be used in the test, which are all mounted on each chip,

a test commands/data input terminal of a device being connected to the test commands/data input terminal of a chip of a first stage, and the test commands/data output terminal of a chip being connected to a corresponding output terminal of the device and serially to the test commands/data input terminal of a chip of a following stage via the output terminal of the device, and input terminals of the device for the signals to be used in the test being connected to the corresponding input terminals of the signals of each chip.

7. (Currently Amended) A semiconductor device in which a plurality of chips are integrally sealed air-tight, comprising:

a test register provided between a core logic and each of input and output terminals of each chip; and

a control circuit for controlling the test register for testing the chip, test commands/data relay input and output terminals connected to said control circuit, and output terminals of signals to be used in the test outputted from the control circuit, which are all mounted on a chip of a first stage,

test commands/data input and output terminals of a device being respectively connected to the test commands/data input and output terminals of the chip of the first stage, and the relay output terminal of the chip of the first stage being connected to a test commands/data input terminal of a chip of a following stage, and a test commands/data output terminal and a test commands/data input terminal being serially and successively connected between chips of a preceding stage and a following stage, and a test commands/data output terminal of a chip of a last stage being connected to the relay input terminal of the chip of the first stage so as to form a loop, and the output terminals of the chip of the first stage for the signals to be used in the test being connected to input terminals of the signals of the other chips.

8. (Currently Amended) A semiconductor device, comprising:

a plurality of chips, which are integrally sealed air-tight;

a test signal input pin for receiving an externally supplied test signal;

a test result output pin for outputting a test result of said plurality of chips to outside; and

control signal input pins for receiving externally supplied test control signals,

the test signal inputted from said test signal input pin being successively transferred through said plurality of chips connected with each other by wires sealed with said plurality of chips, and

the test control signals inputted from said control signal input pins being individually supplied to each of said plurality of chips via wires sealed with the plurality of chips.

9. (Previously Added) The semiconductor device as set forth in claim 8, wherein said plurality of chips are connected to each other via said test result output pin.

10. (Currently Amended) A semiconductor device, comprising:

a plurality of chips, which are integrally sealed air-tight;

a test signal input pin for receiving an externally supplied test signal;

a test output pin for outputting a test result of said plurality of chips to outside; and

control signal input pins for receiving externally supplied test control signals,

only one of said plurality of chips being connected to said test signal input pin, to said test result output pin, and to said control signal input pins,

the test signal being inputted to the one of said plurality of chips and successively transferred through the other chips so connected to each other by wires sealed with the plurality of chips, and after being inputted again into the one of said plurality of chips, outputted as the test result to outside, and

the test control signals being individually supplied from the one of said plurality of chips to each of the other chips via wires sealed with the plurality of chips.

C 11. (Previously Added) The semiconductor device as set forth in claim 10, wherein only the one of said plurality of chips includes a controller for controlling an input/output interface of the test signal.

12. (Currently Amended) A semiconductor device in which a plurality of chips are integrally sealed air-tight, comprising:

a test register provided between a core logic and each of input and output terminals of each chip; and

a control circuit for controlling said test register for testing the chip, test commands/data input and output pads connected to said control circuit, and input pads of signals to be used in the test, which are all mounted on each chip, wherein

a test commands/data input pin of a device is connected to the test commands/data input pad of a chip of a first stage, and the test commands/data output pad of a chip of a preceding stage is serially connected to the test commands/data input pad of a chip of a following stage, and the test commands/data output pad of a chip of a last stage is connected to a test commands/data output pin of the device, and input pins of the device for the signals to be used in the test is connected to the corresponding input pads of the signals of each chip, connection being performed via wires sealed with the plurality of chips.

Sub D1 13. (Currently Amended) A semiconductor device in which a plurality of chips are integrally sealed air-tight, comprising:

a test register provided between a core logic and each of input and output terminals of each chip; and

a control circuit for controlling said test register for testing the chip, test commands/data input and output pads connected to said control circuit, and input pads of signals, connected to said control circuit, to be used in the test, which are all mounted on each chip, wherein

a test commands/data input pin of a device is connected to the test commands/data input pad of a chip of a first stage, and the test commands/data output pad of each chip is connected to a corresponding output pins of the device and serially to the test commands/data input terminal of a chip of a following stage via the output pin of the device,

and input pins of the device for the signals to be used in the test is connected to the corresponding input pins of the signals of each chip, connection being performed via wires sealed with the plurality of chips.

14. (Currently Amended). A semiconductor device in which a plurality of chips are integrally sealed air-tight, comprising:

a test register provided between a core logic and each of input and output terminals of each chip; and

a control circuit for controlling the test register for testing the chip, test commands/data relay input and output pads connected to said control circuit, and output pads of signals to be used in the test outputted from the control circuit, which are all mounted on a chip of a first stage, wherein

test commands/data input and output pins of a device is respectively connected to the test commands/data input and output pads of the chip of the first stage, and the relay output pad of the chip of the first stage is connected to a test commands/data input pad of a chip of a following stage, and a test commands/data output pad and a test commands/data input pad is serially and successively connected between chips of a preceding stage and a following stage, and a test commands/data output pad of a chip of a last stage is connected to the relay input pad of the chip of the first stage so as to form a loop, and the output pads of the chip of the first stage for the signals to be used in the

test is connected to input pads of the signals of the other chips, connection being performed via wires sealed with the plurality of chips.

C) 15. (New) The semiconductor device as set forth in claim 1, wherein said plurality of chips are stacked, such that at least two of the chips substantially overlap.

16. (New) The semiconductor device as set forth in claim 3, wherein said plurality of chips are stacked, such that at least two of the chips are stuck on front and back surfaces of a substrate, respectively.
